The module placement problem is to determine the coordinates of logic modules in a chip such that no two modules overlap and some cost (e.g., silicon area, interconnection length, etc) is optimized. To shorten connections between inputs and outputs and/or make related modules adjacent, it is desired to place some modules along the specific boundaries of a chip. To deal with such boundary constraints, we explore the feasibility conditions of a B*-tree with boundary constraints and develop a simulated annealing based algorithm using B*-trees. Unlike most previous works, our algorithm guarantees a feasible B*-tree with boundary constraints for each perturbation. Experimental results show that our algorithm can obtain smaller silicon area than the most recent work based on sequence pair.
Introduction
As circuit complexity increases dramatically, hierarchical design and IP modules are widely used in modern VLSI design. This trend makes floorplanning/placement much more critical than ever. Floorplanning/placement is to determine shapes and positions of modules to optimize circuit performance. Since geometric relations among modules are determined during floorplanning/placement, the results have a great impact on the quality and flexibility of a design, such as layout area, global routing structure, and power consumption, etc. To facilitate floorplan design, we need a representation that can record the geometric relationship among modules, can be manipulated efficiently, and can handle various constraints. Among the floorplanning/placement constraints, boundary constraints, which require some modules to be placed along the chip boundaries, are often concerned in the real design. There are at least two situations that motivate the consideration of boundary constraints:
In order to shorten connections between inputs and outputs, it is desired to place some modules along the specific boundaries of a chip. ¯To deal with large circuits hierarchically, modules are grouped into units and module placement is performed independently for each unit. It will be helpful if some modules are constrained to be placed along boundaries in each unit such that they can be adjacent to some other modules in the neighboring units.
Therefore, it is desired to develop an efficient and effective approach to the floorplanning/placement problem with boundary constraints.
Previous Work
Floorplans are often handled based on their structures, the slicing structure [10] , [15] and the non-slicing one [1] , [2] , [3] , [6] , [8] ,and [9] . A slicing structure can be obtained by recursively cutting rectangles horizontally or vertically into smaller rectangles; otherwise, it is a non-slicing structure. For the slicing structure, Otten in [10] first used a binary tree to represent the slicing floorplan. Wong and Liu later in [15] proposed a normalized Polish expression to improve the binary tree-based representation. The slicing structure has smaller solution space, resulting in faster running time. However, the non-slicing structure is more general and often leads to a more area-efficient placement than the slicing one.
There are a few new non-slicing floorplan representations in the literature, e.g., sequence pair (SP) [8] , bounded-slicing grid (BSG) [9] , O-tree [2] , B*-tree [1] , corner block list (CBL) [3] , and transitive closure graph (TCG) [6] . Murata et al. in [8] used two sequences of module names, called SP, to represent the geometric relations among modules. Another representation, called BSG, was later proposed by Nakatake et al. [9] . Guo et al. in [2] first proposed a tree-based representation, O-tree, for non-slicing floorplans.
Chang et al. in [1] presented a binary tree-based representation, called B*-tree, and showed its superior properties for operations. Hong et al. in [3] proposed the CBL representation for non-slicing floorplans.
Recently, Lin and Chang in [6] proposed a new representation, called TCG, by using a pair of transitive closure graphs.
The floorplan design with boundary constraints was first studied by Young and Wong [16] . They applied the normalized Polished expression to handle the problem with a slicing floorplan. Recently, several approaches for the problem for non-slicing floorplans are presented. Tang and Wong in [13] handled the constraint by adding dummy edges into the constraint graphs of SP; however, they just presented their idea without implementing their approach. Based on CBL, Ma et al. in [7] assigned a penalty to a misplaced boundary module and perturbed CBL to reduce the penalty. All the previous works in [7] , [13] , and [16] cannot guarantee a feasible solution after solution perturbation and their final placements. Unlike the previous works, Lai et al. in [5] explored the feasibility conditions for SP with boundary constraints and transformed an infeasible solution into a feasible one to guarantee a feasible solution in each perturbation.
However, the method is very complex, and many rules are needed to cope with the constraints .
Our Contribution
In this paper, we deal with the floorplan design with boundary constraints using the B*-tree representation because it has been proved a superior representation due to its simple, yet effective binary tree structure. We first explore the feasibility conditions of a B*-tree with boundary constraints and develop a simulated annealing based algorithm using B*-trees. Unlike the previous works proposed by Yong and Wong [16] , Tang and Wong [13] , and Ma et al. [7] , our algorithm guarantees a feasible B*-tree with boundary constraints for each perturbation. Unlike the complicated rules using SP proposed by Lai et al. [5] to guarantee a feasible solution for each perturbation, our method is very simple and easy for implementation. Experimental results show that our algorithm can obtain smaller silicon area than the most recent work by Lai et al. [5] .
The remainder of this paper is organized as follows. Section 2 formulates the floorplanning/placement design problem with boundary constraints. Section 3 reviews the B*-tree representation. Section 4 explores the feasibility conditions of a B*-tree with boundary constraints. Section 5 presented our algorithm.
Experimental results are reported in Section 6. Finally, we conclude our work in Section 7.
Problem Formulation
Given a set of modules Å Ñ ½ Ñ ¾ Ñ Ò , where each module Ñ , ½ Ò, has a fixed area, and its width, height, and area are denoted by Û , , and , respectively. Each module Ñ is free to rotate. Let denote those modules without any boundary constraints (i.e., modules in are free to be placed anywhere in the final placement). On the other hand, let Ì (Ä, , or Ê) denote a set of modules that are demanded to be placed along the top (left, bottom, or right) boundary in the final placement. Therefore, we can divide Å into five disjoint subsets , Ì, , Ä and Ê (i.e., Å Ì Ä Ê). Ì, , Ä, or Ê may be an empty set if there exists no module with such a boundary constraint in placement. Let´Ü Ý µ denote coordinate of the bottom-left corner of Ñ , ½ Ò, on a chip. A placement È with boundary-constrained modules is an assignment of´Ü Ý µ for each Ñ such that no two modules overlap and the modules in Ì Ä Ê satisfy designated boundary constraints. The goal of a placement with boundary constraints is to minimize the total area (i.e., the minimum bounding rectangle of È). We do not consider the optimization of interconnect wirelength in this paper. However, it can be done easily by adding it into the cost function of our algorithm. 
B*-tree Representation
Before introducing our method, we shall first review the B*-tree representation. Chang et al. in [1] presented a binary tree-based representation for a left and bottom compacted placement, called B*-tree, and showed its superior properties for operations. Given a placement È, we can construct a unique (horizontal) B*-tree in linear time by using a recursive procedure similar to the depth first search (DFS) algorithm. (See We shall show the procedure to get the placement from a B*-tree. We first introduce a contour structure, which is used by Guo et al. in [2] . The contour structure is a doubly linked list of modules, which describes the contour line in the current compaction direction. Without the contour structure, the runtime for placing a new module is linear to the number of modules. By maintaining the contour structure, the Ý-coordinate for a newly inserted module can be computed in Ç´½µ time. Figure 3 illustrates how to update the contour when we add a new module Ñ to the placement. The old contour is composed of modules Ñ , Ñ ¿ , Ñ , Ñ , and Ñ . After Ñ is placed, the new contour becomes Ñ , Ñ , Ñ , Ñ , and Ñ . Note that we only need to search modules Ñ ¿ and Ñ to get its Ý coordinate Ý with the contour structure. 
B*-tree for Boundary-Constrained Modules
In this section, we first explore the properties of a B*-tree with boundary constraints. We then present the feasibility conditions of a B*-tree with the constraint.
Properties of B*-tree
The boundary-constrained modules are those modules that must be placed along boundaries in the final placement. A module can be placed along the bottom (left) boundary if there exists no module below (left to) the module in the final placement. Similarly, a module can be placed along the top (right) boundary if there exists no module above (right to) the module in the final placement. By the definition of a B*-tree, the left child Ò of a node Ò represents the lowest adjacent module to the right of (i.e., Ü Ü · Û ). The right child Ò of Ò represents the lowest visible module above and with the same Ü coordinate as (i.e., Ü Ü ). Therefore, we have the following four properties in order to guarantee that there exists no module below, left to, right to, and above the module along the bottom, left, right, and top boundaries, respectively.
Property 1
In a B*-tree, we have the properties for boundary constraints. 
Feasibility Conditions of B*-tree
The properties mentioned in the preceeding subsection must be satisfied in order to guarantee a feasible B*-tree with boundary-constrained modules. However, they only describe the necessary conditions for a B*-tree with the boundary constraints, that is, a module may not be placed along the designated boundary if the corresponding property is satisfied. See Figure 2 for an example. Although node Ò in Figure 2 Ü coordinate with the module placed at the bottom-left corner. Therefore, these modules must be placed along the left boundary. We thus have the following theorem for the feasibility conditions of a B*-tree with the bottom and the left constraints. ) show a placement with top boundary modules Ñ , Ñ , and Ñ and the corresponding B*-tree with nodes Ò , Ò , and Ò in the bottom-right branch. It should be noted that Ñ is also a module along the right boundary, which cannot be identified by the right-boundary condition. To identify it, we shall find the last node in the bottom-left branch, which corresponds to the module at the top right corner.
Theorem 1 (Feasibility Conditions)

Bottom-boundary condition: The nodes corresponding to the bottom boundary modules must be in the leftmost branch of a B*-tree.
Left-boundary condition: The nodes corresponding to the left boundary modules must be in the rightmost branch of a B*-tree.
The Placement Algorithm
Based on B*-trees, we develop a simulated annealing based algorithm [4] for handling the placement with boundary constraints. Given an initial B*-tree, the algorithm perturbs the B*-tree to get a new one. Then, the four feasibility conditions of B*-trees are checked. We transform an infeasible B*-tree into feasible one if any condition is violated. The perturbation process repeats until pre-defined termination conditions are met. See Figure 8 for the flow of our algorithm. 
Solution Perturbation
We apply the following three operations to perturb a B*-tree:
Op1: Rotate a module.
Op2: Swap two modules.
Op3: Move a module to another place.
Op1 only exchanges the width and height of a module without changing a B*-tree while Op2 and Op3 do. Only two nodes in a B*-tree are exchanged for Op2. The time complexity of Op2 takes Ç´½µ time.
However, the topology of a B*-tree is changed for Op3 since we need to delete and insert nodes into the B*-tree. The operations for deleting and inserting nodes are described in the following.
For node deletion, three types of nodes must be considered: leaf nodes, nodes with one child, and nodes with two children. For a leaf node, it can be removed from a B*-tree directly without affecting other nodes.
For a node with one child, it is replaced by its child. The subtree rooted by the child remains unchanged after the deletion. This tree update can be performed in Ç´½µ time. The process to delete a node with two children is a bit more complex. One of its two children is chosen to replace the target node. Then we move a child of the node to the position of the node. The procedure continues until the corresponding leaf node is processed. This operation takes Ç´ µ time, where is the height of B*-tree. See Figure 9 for an example. The node Ò ¿ in Figure 9 (a) is to be deleted from the B*-tree. Since Ò ¿ has two children Ò and Ò , we randomly choose a node Ò to replace Ò ¿ , and then use the child Ò of Ò to replace Ò , and so on. The resulting B*-tree is shown in Figure 9 (b).
When we insert a node Ò into a B*-tree, we randomly choose a node Ò as its new parent. Then, Ò is inserted into the left (or right) of Ò and the original left (or right) child of Ò becomes the left (or right) child of Ò . The operation takes Ç´½µ time. According to the above analysis, Op3 takes Ç´Òµ time, where Ò is the number of modules.
Maintaining a Feasible B*-tree
The feasibility condition of a B*-tree may be destroyed after perturbation. Therefore, we shall transform an infeasible B*-tree into a feasible one after perturbation.
The procedures to transform an infeasible B*-tree into feasible one are described as follows. For bottom (left) boundary modules, let Ë (Ë Ð ) denote the set of the nodes in the leftmost (rightmost) branch in a given B*-tree. Those nodes corresponding to the bottom (left) boundary modules but are not in Ë (Ë Ð ) are recorded in the set ( Ð ). If ( Ð ), each node Ò ¾ (Ò ¾ Ð ) will be deleted from the current position and randomly inserted into the leftmost (rightmost) branch, which takes Ç´Òµ time, where Ò is the number of modules. For example, Figure 10(a) shows an infeasible B*-tree if node Ò ½ represents a bottom boundary module but Ò ½ ¾ Ë . To get a feasible B*-tree, we delete Ò ½ from the B*-tree and insert it into the leftmost branch. The resulting B*-tree is shown in Figure 10 
Experimental Results
We implemented our algorithm in the C++ programming language on a 200 MHz SUN Ultra I workstation with 256 MB memory. We compared our algorithm with the sequence-pair based algorithm used in [5] based on the MCNC benchmark circuits listed in Table 1 numbers of bottom-boundary modules (denoted by ), numbers of left-boundary modules (denoted by Ä), and numbers of right-boundary modules (denoted by Ê). Note that the constrained modules in each circuit are the same as that used in [5] for the purpose of fair comparison.
The area and runtime comparisons between the sequence-pair based algorithm [5] and ours are listed in Table 2 . (Note that the sequence-pair based algorithm was implemented on a Pentium-II 350 processor with 128MB RAM.) As shown in Table 2 , our algorithm results in the average dead space of 15.37%, compared to 18.24% reported by the sequence-pair based algorithm. Also, our algorithm is quite efficient. Figure 11 and Figure 12 show the resulting placements for xerox and ami33 with the boundary-constrained modules shaded. 
Conclusion
We have explored the feasibility conditions of a B*-tree with boundary constraints and developed a simulated annealing based algorithm using B*-trees. Also, we have proposed an efficient procedure to transform an infeasible solution into feasible one if the feasibility constraints are violated. Unlike most previous works, our algorithm guarantees a feasible B*-tree with boundary constraints in each perturbation. Further, our algorithm is very simple and can be implemented easily. And, the operations and packing of B*-tree take only linear time. Experimental results have shown that our algorithm can obtain smaller silicon area than the most recent work based on sequence pair in less running time. 
